Senior Performance Analysis Engineer

What You ll Be Doing:

Working on Functional Verification of High-Speed PHY IPs for DDRxx, LPDDRxx, PCIex, Display, and HDMI protocol standards.

Studying IP/design blocks/Firmware Specifications and building/updating verification plans and test cases.

Building/updating functional verification environments to execute test plans.

Developing DV/Firmware test benches, test plans, and test cases.

Implementing checkers, assertions, random test generators, high-level transactional models, and bus functional models (BFMs).

Performing simulation, random and focused stimulus generation, and coverage analysis.

Collaborating closely with digital designers for debugging and achieving desired coverage.

Developing architecture and micro-architecture knowledge of complex digital design blocks under test.

The Impact You Will Have:

Ensuring the high quality and reliability of our High-Speed PHY IPs.

Contributing to the successful delivery of cutting-edge technology solutions.

Enhancing the performance and functionality of our products through rigorous verification.

Driving innovation and excellence in our verification processes.

Supporting the rapid integration of capabilities into SoC designs.

Enabling our customers to bring differentiated products to market quickly with reduced risk.

What You ll Need:

B. Tech/M. Tech in EC/CS with 3-6 years of relevant experience in pre-silicon verification of complex PHY IPs, ASIC, or SoC designs.

Understanding of functional verification flow with experience on industry-standard development and verification tools and methodologies such as VMM, OVM/UVM, and System Verilog.

Proficiency in System Verilog Assertions, code and functional coverage implementation, and review.

Excellent debug and diagnostic skills.

Experience with scripting and automation using TCL, PERL, or Python.