We've noticed that you can increase your chances of finding a suitable job by 85% if you enter a desired city in the "location" box.

Wipro vlsi jobs

1-20 of 1456 jobs

Wipro Ltd.  -  Bangalore
 ...Job Description Key skills required for the job are: VLSI HVL Verification (Mandatory) System Verilog - SV VLSI HDL Verification 4+ys of  Minimum work experience:3 - 5 Years VLSI HVL Verification (Mandatory) System Verilog - SV VLSI HDL Verification... 
1 day ago
Wipro Ltd.  -  Bangalore
 ...Timing analysis Minimum work experience:10 Years For Physical Design Architect Keyskills required for the job are: VLSI Physical Design Planning (Mandatory) VLSI Physical Place and Route As aSenior Architect, you are responsible for providing... 
6 days ago
Wipro Ltd.  -  Bangalore
Job Description Key skills required for the job are: PCB Design  High speed board design, Layout Design using Cadence – Allegro tool Experience in designing Telecom/optical boards desired   Minimum work experience:8 Years
3 days ago
Wipro Ltd.  -  Bangalore
Job Description Key skills required for the job are: VLSI HVL Verification (Mandatory) System Verilog - SV OVM, UVM  VLSI HVL Verification (Mandatory) System Verilog - SV OVM, UVM  Minimum work experience:2 - 4 Years
15 days ago
Wipro Ltd.  -  Bangalore
 ...Job Description Key skills required for the job are: ASIC Design (Mandatory) ASIC Synthesis VLSI High Level Description Language - HDL Min 4yrs experience in ASIC design Should have experience on Verilog/VHDL Should have worked on Synthesis, CDC, Lint, TIming... 
1 day ago
Grid  -  Jayanagar, Bangalore, Karnataka
Embedded & VLSI Engineers Qualification: Should be BE/BTech/M.Tech/M.Sc with specialization in Electronics. Location: Bangalore Skills Required: Should have a training (or) project experience for 1to 2 years. Engineers with good exposure and capacity to handle projects... 
Easily Apply 3 days ago
Wipro Ltd.  -  Bangalore
Job Description Min Key skills required for the job are: Analog Layout-Cadence (Mandatory) Analog and Mixed signal Verification LVS-DRC Analog Layout Min 4+yrs of expereince in Analog layout Should have exp in Virtuasso tool Should have done DRC/LVS checks...
7 days ago
Wipro Ltd.  -  Bangalore
Job Description Key skills required for the job are: ASIC Design (Mandatory) RTL coding ASIC Synthesis Min 7yrs exp in ASIC/FPGA design Should have sound working knwoledge on Verilog/VHDL Good leadership qualitities. Minimum work experience:Years
1 day ago
Wipro Ltd.  -  Bangalore
Job Description Key skills required for the job are: ASIC Design (Mandatory) RTL coding Static Timing Analysis -SI Good hands on exp in RTL Design for ASIC or FPGA Should have good problem solving ability Able to mentor and lead team Minimum work experience...
1 day ago
Bull IT Services  -  Bangalore
 ...Bangalore Strong Experience must in VLSIRTLRTL DesignSOCIPVeriliogVHDLFPGA Work Mode Contract to Hire (6 Months Contract) Please refer to the Job description above VLSI, SOC, asic, fpga, vhdl, rtl, VLSI Design, soc design, soc design engineer, asic design engineer Not Mentioned
16 days ago
Wipro Ltd.  -  Secunderabad
 ...Job Description Key skills required for the job are: Project Management (Mandatory) FPGA Design VLSI HVL Verification Customer Management People and Risk management Business and operations management As a Project Manager, you are responsible for end to... 
2 days ago
Wipro Ltd.  -  Bangalore
 ...Job Description Key skills required for the job are: VLSI High Level Description Language - HDL (Mandatory) RTL coding Digital ASIC Design Concepts Min 2yrs of exp in ASIC design work. Should have worked on verilog/VHDL Should have good knowledge on... 
7 days ago
Wipro Ltd.  -  Bangalore
Job Description Job Responsibilities : Design, simulate, analyze and verify Transmitter & receiver design Review design, schematics, layout, board/system test specifications and test reports. Deriving production test requirements and ensuring DFx and yields Guide...
17 days ago
Xilinx India Technology Services Pvt Ltd  -  Secunderabad
. Comfortable using industry standard simulation/debug tools fromsynopsys, Cadence, Mentor . Testplan development, architecting UVM testbench, for blocks,cluster, subsystem, chip level. Soc verification, development of verification environment,integration of external Verification...
25 days ago
Company Hidden  -  Hyderabad Rs 2,50 - 6 lakhs p.a.
synopsys, gds, netlist, clock, icc. Hands on experience in all of the aspects of physical design including synthesis, floor planning, place and route, Clock Tree Synthesis, Clock Distribution, IP integration, extraction, Timing closure, Timing ECOs, Power and Signal Integrity...
a month ago
Wipro Ltd.  -  Bangalore
 ...Job Description Key skills required for the job are: VLSI Board Design (Mandatory) VLSI Board testing VLSI Board Implementation Board design using various design tools and working knowledge in the design of processors, DDRs and Interface circuitry.  Should... 
1 day ago
Wipro Ltd.  -  Bangalore
 ...Job Description Key skills required for the job are: VLSI Physical Design Planning (Mandatory) Place and Route - IC Compiler VLSI Physical Verification - DRC   Minimum work experience:5 - 8 Years Key skills required for the job are: VLSI Physical... 
1 day ago
Mohipuri Technologies Pvt. Ltd.  -  Andhra Pradesh Rs 3 lakh p.a.
communication, design, vlsi. Need freelancer trainer for VLSI Design 1. Good communication 2. Experienced 3. Traveling Lover
a month ago
Wipro Ltd.  -  Bangalore
Job DescriptionMin 3 years of experience in Chip VerificationProven exp in high level methodology based verification on block/chiplevel UVM preferablyBlock or subsystem or chip level functional verification of FPGA basedhigh speed designsImplement verification environment independently...
a month ago
Client of Universalhunt  -  Ghaziabad
DescriptionVLSIPhysical Design implementation of blocks, syb systems-Perform Synthesis, Floorplan, placement, CTS, routing, STA, extraction,DRC, LVS- Debug functional, timing, DRC, LVS issues- Benchmark designsfor performance analysis of standard cells- Foundation IP knowledge...
a month ago