Get new jobs by email
- ...ideal candidate will bring hands‑on technical depth along with the ability to guide, mentor, and manage small layout teams. This is not a TSMC‑specific requirement; experience in TSMC or lower‑node processes is not mandatory . Key Responsibilities Own and execute...SuggestedFull time
systechcorp inc
Secunderabad2 days ago - ...solutions through to completion. Familiarity with timing and power ECO techniques and implementation is a plus Familiarity with TSMC based designs will be an added plus Leading IP delivery project will be a additional plus About Micron Technology, Inc. We are...SuggestedImmediate start
Micron Technology
Secunderabada month ago - ...nodes with minimal supervision. Required Skills & Experience Strong hands-on experience in advanced process nodes such as: TSMC 16nm / 12nm / 7nm / 5nm / 3nm or below Experience with Intel, Samsung, or GlobalFoundries nodes is also acceptable. Preferably...SuggestedFull time
Scaledge Technology
Secunderabad3 days ago - ...high-quality RTL and then to build the final chip layout (e.g. GDSII) ensuring a signoff-quality design is delivered to the Foundry (e.g. TSMC). Responsibilities And Duties Applicants will be expected to contribute technically to the development of Graphcore's next...SuggestedFull timeFor contractors
Graphcore
Bangalore3 days ago - ...Experienced Layout Engineer Minumum 4+ years of Experience for Bangalore Location Good to have ESD Blocks Must have Lower nodes from TSMC AMS/IO Memory - Layout Interested share/refer [HIDDEN TEXT] Bachelor's or Master's Degree with 4 - 12 years of Analog...SuggestedFull timeFlexible hours
ACL Digital
Bangalore3 days ago - ...of issues up to and including design and tool/flow/methodology used in analog layout design .Should have good experience working in TSMC N3 technology . Qualificatio nsBachelor's/Master's degree in Electrical Engineering, Computer Engineering, or a related disciplin...Suggested
Altera
Bangalore3 days ago - ...software, and systems. Eridu has also assembled a world class IP, design and manufacturing ecosystem to execute on its vision, and counts TSMC as a key partner in our journey. Visit our website eridu.ai to learn more. Position Overview We are seeking a Verification...Suggested
Eridu
Bangalore4 days ago - ...ICV/Calibre, gives you the practical skills needed to deliver high-quality layouts. You have worked with multiple foundries including TSMC, Samsung, UMC, and GlobalFoundries, and understand the nuances of their PDKs. Proficiency in scripting languages like Unix/Shell, Python...SuggestedFull timeWorldwide
Synopsys Inc
Secunderabada month ago - ...to post‑silicon learning feedback for future designs. Requirements · Experience with Full-chip signoff on high-performance SOCs & TSMC foundries preferred. Strong hands‑on experience in: DRC, LVS, ERC, DFM signoff, Static & Dynamic IR drop analysis, Signal EM / Power...SuggestedFull time
ALTEN Calsoft Labs
Secunderabad1 day ago Rs 2 - 7 lakhs p.a.
...of solid experience. FinFET Layout Expertise: Proven expertise in working on FinFET layouts in lower nodes, with a preference for TSMC 7nm and below. Tool Proficiency: Expertise in using the best and latest features of Cadence VXL and Calibre DRC/LVS . Layout...SuggestedQualcomm
Bangalore2 days ago- ...Fusion Compiler to understand physical implementation gaps. Technical Knowledge: Deep understanding of Foundry Design Manuals (TSMC, Samsung, or Intel Foundry). Solid grasp of semiconductor physics, CMOS layout, and parasitic extraction (PEX). Knowledge of...SuggestedFull timeImmediate start
ACL Digital
Secunderabad18 days ago - ...semiconductor fabs, display fabs, or complex high mix manufacturing preferred. Experience in Planning, WIP Control, Order Management, or Fab Operations highly desirable. Previous Foundry experience with TSMC, GlobalFoundries, UMC, PSMC, Micron, Samsung, Intel, is an advantage.SuggestedLong term contract
Tata Electronics
India3 days ago - ...Electrical Engineering , Computer Engineering , or a related field. ~4+ years of experience in analog layout design with a focus on TSMC 7nm , 5nm , and 3nm process technologies. ~ Proficiency with Cadence Virtuoso , Mentor Graphics , Synopsys IC Compiler , or...SuggestedFull time
ACL Digital
Bangalore3 days ago - ...layout tools, and a passion for solving challenging technical problems. Key Responsibilities: Develop and optimize MSIP IC layouts in TSMC 3nm, ensuring high performance and manufacturability. Collaborate with design engineers to understand design requirements and...Suggested
Sandisk
Bangalore3 days ago - ...NIC (Altera NIC), Palm Ridge, Mount Morgan IPU SoCs which are executed in advanced technology nodes of both Intel (18A, 3nm, 5nm) and TSMC (N3e, N5, N6).- Have hands on experience in chiplets, Sub-systems and IP development (micro-architecture development, 3rd party IP integration...Suggested
- ...sequences in directed testcases, together with checks on digital and analog signals Some randomizations of testcases may be required TSMC relevant yes Requirements: Mixed-Signal verification, with good knowledge in UVM and System Verilog Good understanding of...
Mirafra Technologies
Bangalore3 days ago - ...Verification closure role in the past Strong understanding of DRC/LVS/PERC/Antenna/DFM and associated concepts for advanced nodes on TSMC and Samsung foundries Needs to run Physical Verification on Arm CPU designs on advanced technology nodes Needs to run fixing for...Immediate start
ACL Digital
Bangalore3 days ago - ...understand timing limitations and optimize component design based on these requirements Experience In designing IP in leading edge TSMC and or Intel nodes Experience in designing clock/power controls Good understanding of MMU design Experience with Jinja-based templatingIn...Hybrid workLocal areaShift work
Intel
Bangalorea month ago - ...Responsibilites: Design and implement analog layouts for high-performance circuits (e.g., amplifiers, ADCs, DACs, voltage regulators) using TSMC 3nm and 5nm nodes. Perform design rule checks (DRC), layout versus schematic (LVS), and electrical rule checks (ERC) to ensure...Immediate start
ACL Digital
Bangalore3 days ago Rs 2.5 - 8 lakhs p.a.
...designs o Generate post-layout extraction o Create layout related documentation and conduct layout reviews Preferably experience in TSMC, Finfet, SERDES/ADC/DAC/PLL - good to have but not mandatory. - Strong understanding of layout design tools and methodologies. -...Full timeWork at officeSigma Allied Services Private Limited
Bangalorea month ago- ...designs Generate post-layout extraction Create layout related documentation and conduct layout reviews Preferably experience in TSMC, Finfet, SERDES/ADC/DAC/PLL - good to have but not mandatory. Strong understanding of layout design tools and methodologies....Full timeWork at officeImmediate start
Accenture in India
Bangalore18 days ago - ...related field or equivalent experience ~10 years' experience with layout design for analog and full-custom digital blocks ~ Experience TSMC 180nm, 65nm, 22nm process technologies ~ Proficient in using layout editing tools in the Cadence Virtuoso design environment ~...Full timeFor contractorsLocal areaRemote job
SiTime
Bangalore2 days ago
