Search Results: 1 vacancy
.... - Knowledge on Power-Aware -CPF/UPF Simulation at both RTL and Timing Simulations at Gate Level. - Able to Work closely with the Architecture, Design, Synthesis and Physical Design team teams to resolve the RTL/GLS level issues. - Should have knowledge on any of the Bus interface...
